• Subscribe
  • Magazines
  • Advertise
  • Contact Us
  • Podcasts
  • Buyers Guide
  • GSE Expo
    1. Engines & Components
    2. Aircraft Airframe & Accessories
    3. Avionics

    MASTECS Project: Enabling the Use of Multicore Processors in Aerospace and Automotive Domains With the First Certification Ready Timing Analysis Solution

    Jan. 23, 2020

    Launched on December 1, 2019, the Multicore Analysis Service and Tools for Embedded Critical Systems (MASTECS) Fast Track to Innovation (FTI) project aims to develop validation technology to be used in the safety-critical embedded software industry. Specifically, this technology will support the production of evidence of the timing behavior of software running on multicore systems. MASTECS’s focus will primarily be on the avionics and automotive sectors, where the use of multicore processors is required to support increasingly complex software-controlled functionalities.

    The MASTECS approach builds on the Barcelona Supercomputing Center’s (BSC) Multicore microbenchmark technology (MµBT) and the Rapita Verification Suite (RVS), developed by Rapita Systems. These technologies have already been integrated into a TRL6 Multicore Timing Solution (MTS), which is currently being deployed in several commercial pilot studies with aerospace and automotive tier 1 suppliers. MASTECS aims to increase the TRL of the MTS from TRL6 to TRL8 by improving automation, certification, and qualification aspects. Case studies in the automotive (Marelli Europe) and avionics (United Technologies Research Center Ireland - UTRC Ireland) domains will provide evidence on the industrial applicability and on the effectiveness of the developed MTS technology.

    The technology delivered as part of MASTECS will be commercialized in the emerging market of autonomous systems. This technology will provide solutions for the automation of testing and the verification of the software’s execution times in multicore processors, following avionics and automotive regulations and safety standards (DO-178C (CAST-32A) and ISO 26262).

    Francisco J. Cazorla, leader of the CAOS group at BSC and coordinator of MASTECS, mentions that: "Having MASTECS accepted in such a competitive call like FTI has been a success to us and will boost the adoption of MASTECS's multicore timing analysis technology and tools in the aerospace and automotive domains."